METHOD AND CIRCUIT FOR REDUCING VCO NOISE

BACKGROUND OF THE INVENTION

TECHNICAL FIELD OF THE INVENTION

[0001] This invention relates generally to communication systems and more particularly to high speed serial data transmissions.

DESCRIPTION OF RELATED ART

Communication systems are known to transport large [0002] amounts of data between a plurality of end user devices, which, for example, include telephones, facsimile machines, computers, television sets, cellular telephones, personal digital assistants, etc. As is also known, such communication systems may be local area networks (LANs) and/or wide area networks (WANs) that are stand-alone communication systems or interconnected to other LANs and/or WANs as part of a public switched telephone network (PSTN), packet switched data network (PSDN), integrated service digital network (ISDN), or Internet. As is further known, communication systems include a plurality of system equipment to facilitate the transporting of data. Such system equipment includes, but is not limited to, routers, switches, bridges, gateways, protocol converters, frame relays, private branch exchanges, etc.

[0003] The transportation of data within communication systems is governed by one or more standards that ensure the integrity of data conveyances and fairness of access for data conveyances. For example, there are a variety of Ethernet standards that govern serial transmissions within a communication system at data rates of 10 megabits per second, 100 megabits per second, 1 gigabit per second and beyond. Synchronous Optical NETwork (SONET), for example, requires 10 gigabits per second. In accordance with such standards, many system components and end user devices of a communication

system transport data via serial transmission paths.

Internally, however, the system components and end user devices process data in a parallel manner. As such, each system component and end user device must receive the serial data and convert the serial data into parallel data without loss of information.

[0004] Accurate recovery of information from high-speed serial transmissions typically requires transceiver components that operate at clock speeds equal to or higher than the received serial data rate. Higher clock speeds limit the usefulness of prior art clock recovery circuits that require precise alignment of signals to recover clock and/or data. Higher data rates require greater bandwidth for a feedback loop of the recovery circuits to operate correctly. Some prior art designs are bandwidth limited.

[0005] As the demand for data throughput increases, so do the demands on a high-speed serial transceiver. The increased throughput demands are pushing some current integrated circuit manufacturing processes to their operating limits, where integrated circuit processing limits (e.g., device parasitics, trace sizes, propagation delays, device sizes, etc.) and integrated circuit (IC) fabrication limits (e.g., IC layout, frequency response of the packaging, frequency response of bonding wires, etc.) limit the speed at which the high-speed serial transceiver may operate without excessive jitter performance and/or noise performance.

[0006] A further alternative for high-speed serial transceivers is to use an IC technology that inherently provides for greater speeds. For instance, switching from a Complementary Metal Oxide Semiconductor (CMOS) process to a silicon germanium or gallium arsenide process would allow integrated circuit transceivers to operate at greater speeds, but at substantially increased manufacturing costs. CMOS is more cost effective and provides easier system integration. Currently, for most commercial-grade applications, including communication systems, such alternate integrated circuit

fabrication processes are too cost prohibitive for wide spread use.

[00071 Modern communication systems, including high data rate, wire lined and wireless communication systems, typically include a phase locked loop for generating an oscillation that is used to drive clock rates, set transmission frequencies, and for down-converting received radio frequency transmissions to baseband frequencies. there are many different designs for generating a clock or reconstructing a clock from a received data signal, the designs typically involve circuitry that increases or decreases a bias signal to a device that generates the local oscillation. Noise and interference, however, often affect the magnitude of a bias signal thereby resulting in local oscillations whose frequencies are not as accurate as desired. What is needed, therefore, is an apparatus and method that provide accurate or improved local oscillation signals by eliminating or reducing noise that contribute to error.

BRIEF SUMMARY OF THE INVENTION

A voltage controlled oscillator (VCO) of a phase [8000] locked loop (PLL) includes a ring oscillator for producing an oscillation and circuitry that calibrates the ring oscillator in a manner that reduces the affects of interference and noise upon a bias signal magnitude and therefore upon an output local oscillation. The preferred embodiment of the VCO includes a low frequency calibration circuit that produces a steady state low frequency bias signal to the ring oscillator and a high frequency VCO transconductance stage that produces a high frequency bias signal to the ring oscillator. The high frequency bias signal is an adjustment bias signal to the low frequency bias signal and is superimposed therewith. Stated differently, the low frequency bias signal compensates for error due to process variations, temperature change and corresponding operational

```
characteristics; and other similar types of error while the
                                               cnaracteristics; and other similar types of error while to allow the pub t
                                                                     nigh trequency plas signal is added to allow under ordinary adjust the VCO to track the reference adjust the von adjust one prin one adjust one
                                                                                                                                                                                                                                                                                                           the described embodiment of the invention, both in the described embodiment of the invention, and the remarks
                                                                                                                              In the described embodiment of the invention, both frequency

In the described embodiment and the high frequency

the low frequency calibration circuit and to receive a control

the low frequency calibration are commised to receive a control

the low frequency calibration are commised to receive a control

the low frequency calibration circuit and to receive a control

the low frequency are commised to receive a control

the low frequency are commised to receive a control

the low frequency are control and the low frequency are
                                                                                                                                                the low frequency calibration circuit and the high frequency a control the low frequency calibration circuit and the high frequency accompled to receive a control and the high frequency accompled to receive a control and the high frequency accordance to transconductance and the low frequency calibration circuit and the high frequency accordance to the high frequency and the high frequency accordance to the high frequency calibration circuit and the high frequency accordance to the high frequency calibration circuit and the high frequency accordance to the high frequency calibration circuit and the high frequency accordance to the high frequency calibration circuit and the high frequency accordance to the high frequency calibration circuit and the high frequency accordance to the high frequency calibration circuit and the high frequency accordance to the high frequency calibration circuit and the high frequency circuit and the high 
x-1357 US
                                                                                                                                                                   VCO transconductance stage are coupled to receive a control and circuit generates a unon ring range of the ring namillator has a unon the ring namillator has a unon the ring namillator are nias a unon the ring namillator has a unon the ring namillator are nias a unon the ring namillator the ring namillato
                                                                                                                                                                                      Voltage. The bias signal rontrol voltage. The marmitude of the nontrol voltage.
                                                                                                                                                                                                                                  the magnitude of the control voltage, sinks or sources in the control transconductance stage in the control transconductance to change in the control frequency according to change him him him him to change in the from the him him to change in the control to change in the control to change in the control to change in the high current the high current while the high current while the high current while the high current the control voltage.
                                                                                                                                                                                                               Steady state blas signal tor the ring oscillator high while the high voltage, while or animose the magnitude transconductance at any sinks or animose the magnitude transconductance at any sinks or sources the magnitude at a sinks of the magnitude at a 
                                                                                                 PLL operations.
                                                                                                                                                                                                                                                        requency vou transconductance stage in the control to changes in the control to changes in the control to change to 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              The low frequency calibration circuit is formed to any the low frequency calibration of the contraction of t
                                                                                                                                                                                                                                                                                                              The low frequency calibration circuit is formed to the significantly larger and to be significantly upon the levels of gain and to he high frequency who high levels of gain arranged by the high levels of gain arranged by the high frequency who high levels of gain and to be high frequency who high frequency calibration circuit is formed to provide high levels of gain and to be high frequency who high frequency calibration circuit is formed to
                                                                                                                                                                                                                                                                                                                                       provide nigh levels of gain and to be significantly large than the bias signal produced by the high frequency of the bias signal produced by amhodiment of the than transconductance arane
                                                                                                                                                                                                                                                                                                                                                       than the bias signal produced by the high frequency vco invention, in one embodiment of the high frequency of the invention of the invention of the high frequency and the high frequency calibration circuit denotes the low frequency calibration of the low frequency the low frequency
                                                                                                                                                                                                                                                                                                                                                                             transconductance stage. In one embodiment of the invention, in one embodiment of the invention, in one embodiment of the invention of the invention of the bias signal generates a bias signal circuit generates a bias signal circuit generates a bias signal transconductance stage. In one embodiment of the invention, and the circuit generates a bias signal circuit generates a bias signal transconductance stage. In one embodiment of the invention, and the circuit generates a bias signal circuit generates a bia
                                                                                                                                                                                                                                                                                                                                                                                                the low irequency calibration circuit generates a blas sign than a times greater than a frequency calibration of the high frememory him a eigen whose magnitude is high frememory him a eigen to him the him to him to him to him to him to him to him the him to him
                                                                                                                                                                                                                                                                                     voltage magnitude.
                                                                                                                                                                                                                                                                                                                                                                                                                                   magnitude of the high frequency bias signal. Further, a low ring frequency bias signal. Further, a low ring frequency calibration circuit comprises a low ring frequency calibration circuit to the ring frequency calibration as nose in the ring comprise a low ring frequency calibration circuit comprises a low ring frequency bias signal.
                                                                                                                                                                                                                                                                                                                                                                                                                   whose magnitude is approximately bias signal. commorise magnitude of the frequency calibration circuit commorise magnitude the low frequency calibration circuit
                                                                                                                                                                                                                                                                                                                                                                                                                                                     because the low frequency calibration circuit comprises a low calibration circuit comprises a low the ring the frequency calibration as possible to the ring that is coupled as close as possible to the introduced introduced that is coupled as close as possible to the ring the noise introduced that is coupled as close as possible to the ring passible to the ring the noise introduced that is coupled as close as possible to the ring to the ring passible to the ring to the r
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               pass tilter that is coupled as close as possible to the fint of the noise introduced into the noise introduced into the noise him framency of the noise him framency of the noise of the no
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  oscillator (electrically introduced into high frequency introduced in the high frequency introduced in the high relative however. the relative however. the bias signal is only accounted however. the bias signal is stage. the bias signal is the bias signal is the bias signal introduced into however.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       transconductance stage.

transconductance stage frequency hise eimal the arror magnitude of the low framerow hise eimal than the low framerow hise eight than the low framerow his eight than
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                smaller than the low is proportionately the low is proportionately into the low is proportion of error into the low is proportion of error into the low is proportion of error into the low introduced therefrom introduced the introduction of error into the introduced the int
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             magnitude of the night frequency bias signal, the error the low frequency bias signal, amail to smaller than the low is nronnytionataly warm smaller than therefrom is nronnytionataly warm.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Introduced the introduction of error into frameon into minimizing constally hereing the introduction of error into frameon into a serior into a s
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            oscillation. Circuit the low frequency because the low filter and because the low filter and resonant resonant includes a low pass filter aignal and the low frequency him frequency and because the low filter.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              transconductance stage.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               calibration circuit includes a low pass bias signal and the low frequency bias and circuit includes the low frequency has and calibration circuit includes a low frequency has and frequency him frequ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  or the scaling between the low frequency bias signal, error due to noise and high frequency bias signal, interference is minimized.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Includes an oscillation by receiving a control voltage from producing an oscillation by receiving a control voltage from producing an oscillation by receiving a control voltage from the present invention includes from includes
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   oscillation.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  interference is minimized.
```

a control voltage source and by producing a steady state bias signal and an adjustment bias signal responsive to the control voltage magnitude. The adjustment bias signal and the steady state bias signal are then summed to create a bias signal that results in a corresponding local oscillation. As one aspect of the present invention, the steady state bias signal has a magnitude that is at least a multiple of the adjustment bias signal in terms of magnitude. Further, the steady state bias signal is filtered thereby resulting in the introduction of noise only from the adjustment bias signal. In one embodiment, the multiple is equal to at least five.

[0012] With respect to the adjustment bias signal, the invention includes either sinking current from a node carrying the steady state bias signal or sourcing current into the node that carries the steady state bias signal. Accordingly, biased differential current mirror circuitry operates to sink or source the current to adjust the steady state bias signal level to produce a corresponding adjustment in an oscillation of a ring oscillator that is coupled to receive the bias signal.

before, may be used for a number of applications. Typically, such VCO is used as a part of a phase-lockedphase locked loop. Accordingly, a preferred embodiment of the phase-locked loop comprises a phase frequency detector that generates an adjustment signal based on the relative difference in phase or frequency of two signals, a charge pump that is coupled to receive the control signals from the phase frequency detector to sink or source current from a loop filter responsive to the control signals received from the phase frequency detector and a voltage controlled oscillator that is coupled to receive a voltage signal from the loop filter wherein the voltage controlled oscillator produces the local oscillation. In the described embodiment of the invention, the voltage controlled oscillator is formed

as described herein so as to minimize the adverse affects of noise and interference produced within the VCO.

BRIEF DESCRIPTION OF THE DRAWINGS

- [0014] Figure 1 is a schematic block diagram of a programmable logic device in accordance with the present invention;
- [0015] Figure 2 is a schematic block diagram of a programmable multi-gigabit transceiver in accordance with the present invention;
- [0016] Figure 3 is a schematic block diagram of an alternate embodiment of a programmable multi-gigabit transceiver in accordance with the present invention;
- [0017] Figure 4A is a schematic block diagram of a programmable receive physical media attachment (PMA) module in accordance with the present invention;
- [0018] Figure 4B is a schematic block diagram of a programmable transmit physical media attachment (PMA) module in accordance with the present invention;
- [0019] Figure 5 is a functional block diagram of a prior art voltage controlled oscillator comprising a ring oscillator and a single calibration biasing circuit;
- [0020] Figure 6 is a functional block diagram of a calibrated VCO formed according to one embodiment of the present invention;
- [0021] Figure 7 is a frequency response curve for the calibrated VCO of Figure 6;
- [0022] Figure 8 is a schematic diagram of a circuit for calibrating a VCO according to one embodiment of the present invention; and
- [0023] Figure 9 is a flowchart illustrating a method for calibrating a VCO according to one embodiment of the described invention.

X-1357 US

DETAILED DESCRIPTION OF THE INVENTION

Figure 1 is a schematic block diagram of a programmable logic device 10 that includes programmable logic fabric 12, a plurality of programmable multi-gigabit transceivers (PMGTs) 14-28 and a control module 30. programmable logic device 10 may be a programmable logic array device, a programmable array logic device, an erasable programmable logic device, and/or a field programmable gate array (FPGA). When the programmable logic device 10 is an field programmable gate array (FPGA), the programmable logic fabric 12 may be implemented as a symmetric array configuration, a row-based configuration, a sea-of-gates configuration, and/or a hierarchical programmable logic device configuration. The programmable logic fabric 12 may further include at least one dedicated fixed processor, such as a microprocessor core, to further facilitate the programmable flexibility offered by programmable logic device 10.

[0025] The control module 30 may be contained within the programmable logic fabric 12 or it may be a separate module. In either implementation, the control module 30 generates the control signals to program each of the transmit and receive sections of the programmable multi-gigabit transceivers 14-28. In general, each of the programmable multi-gigabit transceivers 14-28 performs a serial-to-parallel conversion on received data and performs a parallel-to-serial conversion on transmit data. The parallel data may be 8-bits, 16-bits, 32-bits, 64-bits, etc.

[0026] Typically, the serial data will be a 1-bit stream of data that may be a binary level signal, multi-level signal, etc. Further, two or more programmable multi-gigabit transceivers may be bonded together to provide greater transmitting speeds. For example, if PMGTs 14, 16 and 18 are transceiving data at 3.125 gigabits-per-second, the PMGTs 14-18 may be bonded together such that the effective serial rate is 3 times 3.125 gigabits-per-second.

Each of the Programmable multi-gigabit transceivers 100271

Rach of the programmable multi-gigabit to separate to sepa De Inaddition, the transmit path and receive path transmit path and receive path and addition, the transmit path and receive path and receive path the transmit path and receive standards. In addition, the transmit path and receive path transceiver 14-28 may be standards. In addition, the transmit transceiver nath of a such that the transmit nath of a of each programmed such that the transmit nath of each arrarent programmed such that the transmit nath of a such that the transmit nath that the transmit nath the tra separately programmed such that the transmit path of a transmit or each programmed such that the transmit has received the received the received the received that the transmit has received the received t transceiver is supporting one standard while the receive path standard.

transceiver is supporting one standard while the receive path and receive transceiver is supporting a different and receive of the transceiver transceiver of the transceiver transceiver are not transceiver. x-1357 US of the same transcelver is supporting a different standard.

The same transcelver is supporting a different standard from the transmit path and receive transmit path and rece Further, the serial rates of the transmit path and receive of the transmit path and to tens of the transmit path and receive of the path may be programmed from 1 gigabit-per-second to tens of the parallel data in the may be programmed from 1 gigabit-per-second from 1 gigabits and receive sections or nather is also programmed from 1 gigabits per-second. gigabits-per-second. The size of the parallel data in the parallel data standards. transmic and receive sections, or paths, is also programmal and receive sections, or paths, is also programmal and receive sections, or paths, is also programmal also programmal and receive sections, or paths, is also programmal and receive sections, is also programmal and receive sections. 100281 representing one of the programmable multi-diabit the progr embodiment representing one of the programmable multi-gigabit multi-gigabit multi-gigabit the programmable multi-gigabit multi-gig transceivers includes a programmable nhveiral condinu sub-lawar transceiver includes a programmable physical media attachment transceiver includes a programmable physical condinu sub-lawar transceiver includes a programmable obveiral condinu sub-lawar transceiver includes a programmable obveiral condinu sub-lawar transceiver includes a programmable obveiral condinu sub-lawar transceivers and con transcelver includes a programmable physical coding sub-layer

(PMA) module 32, a programmable; nearface 36, a control

(PCC) module 34, a programmable; nearface 36, a control (PCS) module 34, a programmable interface 16, a control (PCS) module 34, a programmable interface 16, and a programmable interface 1 module 35, a programmable interface 36, a control mapping register 45 and a PCS has a module 35, a man control module 35, module 35. The control module individual aroundament on for the individual aroundament of one for the individual aroundament of the in register 55. The control module 35, pased on the multimodule 35, pased on the multimodule 35, programmable multimode of operation for 14-28 representation for mode of representation for mode of representations. mode or operation rox the individual programmed earializate a programmed a programmed transceivers 14-28; a programmed earializate and the programmed earialization earting KK a programmed earialization earting KK ea glgablt transcelvers 14-20, generates a programmed serialization 62. a programmed serialization 63. a programmed serialization 63. a programmed serialization 64. a programmed serialization 64. a programmed serialization 64. a programmed serialization 64. a programmed serialization 65. a programmed serializati setting 64, a receive pWA PCS interface setting 62, a logic interface setting 60, and a logic interface and a senarate device setting 60, and a senarate device setting 64, a receive pWA PCS interface setting 62, a receive pWA PCS interface setting 60, and a logic interface setting 62, a receive pWA PCS interface setting 60, and a senarate device setting 60, and a senara deserlalization setting 60, a programmed serialization of a programmed setting 62, a interface setting for and a indic interface and a indic interface setting for an areceive pwa. PCS interface setting for an areceive programmed setting for a setting for a programmed set secting by. The control module multi-gigabit transceivers in the programmable multi-gigabit transceivers in the control module within each of the programmable multi-gigabit transceivers in the control module and the programmable multi-gigabit transceivers in the control module and the programmable multi-gigabit transceivers in the control module and the programmable multi-gigabit transceivers in th within each of the programmable multi-gigabit transceivers

within each of the programmable multi-gigabit transceivers

the control module 30 (of Figure 1).

The control module 35 the control module 36 the control module In either embodiment of the control module 35, the control module 30 determines the programmable logic device control module conditions for the programmable logic device red oneration conditions. and/or included within the control module 30 determine the con programmable logic device control module 30 determines the responding overall desired operating 1) and nrowides the corresponding overall desired operating 1) and nrowides the responding to corresponding overall desired operating conditions for the the corresponding overall desired operating ly and programmable logic device 10 (of Figure 1) and programmable logic device arameters for a given programmable operation operation operations of the corresponding overall desired operations of the corresponding logic device to the corresponding operations of the correspondin programmable logic device 10 (of Figure 1) and provides the given programmable and provides the provides the provides the provides the provides the programmable and provides the provides the provides the provides the setting 58. corresponding operating parameters for a given programmable which its control module 35, which multi-gigabit transceiver for a given programmable corresponding operating parameters for a given programmable which generates the settings 58-66.

The Programmable physical media attachment (PMA) The programmable physical media attachment (PMA) and receive PMA module 38 and The programmable transmit PMA module approgrammable transmit pma module 40.

The programmable physical media attachment (PMA) attachment (PMA) and module 40.

The programmable physical media attachment (PMA) and module 40. module 32 includes a programmable transmit PMA module 18

module 32 includes a programmable 40. The programmable to convert

a programmable receive PMA module 40. a programmable receive kwa module 40. The programmable for convert as a programmable receive kwa module 40. The programmable for convert as a programmable receive kwa module 40. The programmable for convert as a prog transmit parallel data 48 into transmit parallel transmit parallel transmit parallel data arranmod correction convert in transmit parallel data 4% into transmit serial data 50 indicate the programmed serialization of the programmed serialization o accordance with the programmed serialization setting 64 indicates the desired rate of the programmed setting 64 indicates rad rate of the programmed serialization setting 64 indicates the desired rate of the programmed serialization setting 64 indicates the desired rate of the programmed serialization setting 64 indicates the desired rate of the programmed serialization setting 64. x-1357 US programmed serialization setting 64 indicates the desired the transmit serial data 50, the desired rate of the transmit serial and the data width of the transmit transmit transmit hat a 48 and the data width of the transmit transmit hat a 48 and the data width of the transmit hat a 48 and the data width of the transmit hat a 48 and the data width of the transmit hat a 48 and the desired the desired the transmit setting 64 indicates the desired the desired the transmit setting 64 indicates the desired the desi rate of the transmit serial data 48, and the data width of module 40 is transmit parallel mhe nrogrammable receive pMA module 48. parallel data 48. The programmable receive pMA module 40 convert receive serial data 52 into operably narallel data 64 have a narallel data 64 have a narallel data 65 into operably narallel data 64 have a narallel data 65 into operably narallel data 65 have a narallel data 65 into operably narallel data 65 receive parallel data 54 based on the programmed deserial data 54 based on the programmed deserial data 59 for the programmed deserial data 59 for the receive cerial data 59 for the programmed deserial data 59 for the programmed data 59 for the programmed data 59 for the prog deserialization setting 66.

The programmed deserialization for the receive serial data 52, and the rate of the rate of the narallal data 54 and the setting 66 indicates the rare of the desired rate of the rare of the rare of the rare of the desired rate of the rare of the rare of the rare of the desired rate of the rare operably coupled to convert receive serial oata of the programmed arms receive parallel data for the programmed arms receive parallel oata for the programmed arms are received to convert received to convert received the programmed arms are received to convert received the setting ob indicates the receive parallel data man pMA momny the desired rate of the receive narallel data who pMA momny the desired rate receive narallel data who pMA momny have desired rate receive narallel data who pMA momny have desired rate receive narallel data who pMA momny have desired rate receive narallel data who pMA momny have desired rate of the receive narallel data who pMA momny have desired the desired rate of the receive narallel data who pMA momny have desired the desired rate of the receive parallel data who pMA momny have desired the desired rate of the receive narallel data who pMA momny have desired the desired rate of the receive narallel data who pMA momny have desired the receive naralle data width of the receive parallel data 54.

The PMA memory

T parallel data 48. mapping register 45 may store the programmed serialization programmed deserialization annotation for programmed deserialization annotation and annotation annotation and annotation annotation and and the programmed desertativation setting oo.

The programmable physical coding sub-layer are programmable physical coding sub-layer. The programmable physical coding sub-layer (PCS) and

The programmable physical transmit PCS module 42 and

The programmable programmable transmit PCS module a programmable transmit PCS module a programmable transmit PCS module a programmable and programmable and programmable and programmable programmable and programmable receive programmable and programmable receive programmable and programmable physical coding sub-layer (PCS)

The programma module 34 includes a programmable transmit programmable as followed a programmable transmit has words as followed as programmable receive programmable transmit has words as programmable receive promitive transmit has a words a programmable receive promitive transmit has a words a programmable receive promitive transmit has a words a programmable transmit has a word to be a programmable transmit has a word transmit has a word transmit has a word to be a programmable transmit has a word transmit has a w a programmable receive PCS module 44. The programmable transmit data words 46 from transmit pcs module 42 receives transmit the programmable transmit pcs module 42 receives transmit pcs module 44. transmit programmable logic fabric 12 via the programmable transmit has and converte them into the programmable the programmable and converte them into the programmable the programmable logic fabric into the transmit name into the programmable logic fabric programmable logic fabric them into the programmable logic fabric logic fabric programmable logic progr the programmable logic rabric into the transmit parallel interface 36 and converts them transmit parallel interface interface interface in accordance with the transmit parallel transmit parall interface 36 and converts them into the transmit pMA_PCS interface transmit pMA_PCS interface with the property interface accordance with pMA pro interface for accordance with pMA pro interface accordance accordanc setting 60.

The transmit transmit data 2-hytes 2-hytes indicates the rate words words 46; 1-hytes 1-hytes indicates the hara words words indicates the ranemit data words the transmit data 1-hytes 1 the transmit data words (e.g., and the corresponding transmanle receive pcs the bytes, and the rarallel data 48. Dyces, ecc., and the corresponding transmission rate of the programmable receive room transmit parallel data 48.

transmit parallel the receive narallel as a converts the receive narallel as transmit parallel data the receive parallel receive pmA pcs

transmit parallel the receive mith the receive pmA pcs

module 44 converts
module 45 converts
module 46 converts
module 46 converts
module 47 converts
module 48 module 44 converts the receive with the receive produce with the port interface with the port interface data words 56 in 67 The receive PMA_PCS interface setting interface setting 62. The receive pMA_PCS interface data 54

interface setting 62. The receive parallel data 54

interface setting 62. The windrh of the receive narallel data 62 indicates the rate windrh of the receive narallel data 62 indicates the rate windrh of the setting 60. 62 indicates the rate width of the receive parallel data the width of the receive parallel data summit to the width of the receive parallel data summit to the receive par interface setting 62.

the transmit rate of the receive data words 56 and the word size of the receive data words 56.

[0031] The control module 35 also generates the logic interface setting 58 that provides the rates at which the transmit data words 46 and receive data words 56 will be transceived with the programmable logic fabric 12. Note that the transmit data words 46 may be received from the programmable logic fabric 12 at a different rate than the receive data words 56 are provided to the programmable logic fabric 12.

[0032] As one of average skill in the art will appreciate, each of the modules within the programmable PMA module 32 and the programmable PCS module 34 may be individually programmed to support a desired data transfer rate. The data transfer rate may be in accordance with a particular standard such that the receive path, i.e., the programmable receive PMA module 40 and the programmable receive PCS module 44 may be programmed in accordance with one standard, while the transmit path, i.e., the programmable transmit PCS module 42 and the programmable transmit PMA module 38 may be programmed in accordance with another standard.

[0033] Figure 3 illustrates an alternate schematic block diagram representing one of the programmable multi-gigabit transceivers 14-28. In this embodiment, the programmable multi-gigabit transceivers 14-28 include a transmit section 70, a receive section 72, the control module 35 and the programmable interface 36. The transmit section 70 includes the programmable transmit PMA module 38 and the programmable transmit PCS module 42. The receive section 72 includes the programmable receive PMA module 40 and the programmable receive PCS module 44.

[0034] In this embodiment, the control module 35 separately programs the transmit section and the receive section via transmit setting 74 and receive setting 76, respectively. The control module 35 also programs the programmable interface 36 via the logic interface setting 58.

Accordingly, the control module 35 may program the receiver section 72 to function in accordance with one standard while programming the transmit section 70 in accordance with another standard. Further, the logic interface setting 58 may indicate that the transmit data words 46 are received from the programmable logic fabric 12 at a different rate than the receive data words 56 are provided to the programmable logic fabric 12. As one of average skill in the art will appreciate, the programmable interface 36 may include a transmit buffer and a receive buffer, and/or an elastic store buffer to facilitate the providing and receiving of the transmit data words 46 and the receive data words 56 to and from the programmable logic fabric 12.

[0035] Figure 4A illustrates a schematic block diagram of the programmable receive PMA module 40 that includes a programmable front-end 100, a data and clock recovery module 102, and a serial-to-parallel module 104. The programmable front-end 100 includes a receive termination circuit 106 and a receive amplifier 108. The data and clock recovery module 102 includes a data detection circuit 110 and a phase locked loop 112. The phase locked loop 112 includes a phase detection module 114, a loop filter 116, a voltage controlled oscillator (VCO) 118, a 1st divider module 120, and a 2nd divider module 122.

[0036]. The programmable front-end 100 is operably coupled to receive the receive serial data 52 and produce amplified and equalized receive serial data 124 therefrom. To achieve this, the receive termination circuit 106 is programmed in accordance with a receive termination setting 126 to provide the appropriate termination for the transmission line between the programmable receive PMA module 40 and the source that originally transmitted the receive serial data 52. The receive termination setting 126 may indicate whether the receive serial data 52 is a single-ended signal, a differential signal, may indicate the impedance of the termination line, and may indicate the biasing of the

receiver termination circuit 106. For a more detailed discussion of the receiver termination circuit 106, refer to co-pending patent application entitled RECEIVER TERMINATION NETWORK AND APPLICATION THEREOF, by Charles W. Boecker, et al., and having the same filing date as the present application. This co-pending application is incorporated by reference, herein.

[0037] The receive termination circuit 106 further biases the receive serial data 52 and provides the bias adjusted signal to the receive amplifier 108. The gain and equalization settings of the receive amplifier 108 may be adjusted in accordance with the equalization setting 128 and the amplification setting 130, respectively. The receive amplifier 108 may be further described in co-pending patent application entitled ANALOG FRONT-END HAVING BUILT-IN EOUALIZATION AND APPLICATIONS THEREOF, by William C. Black, et al., and having a filing date the same as the present patent application. This co-pending application is incorporated by reference, herein. Note that the receive termination setting 126, the equalization setting 128, and the amplification setting 130 are part of the programmed deserialization setting 66 provided by the control module 35.

In data and clock recovery module 102 receives the amplified and equalized receive serial data 124 via the phase detection module 114 of phase locked loop 112 and via the data detection circuit 110. The phase detection module 114 has been initialized prior to receiving the amplified and equalized receive serial data 124 by comparing the phase and/or frequency of a reference clock 86 with a feedback reference clock produced by divider module 120. Based on this phase and/or frequency difference, the phase detection module 114 produces a corresponding current that is provided to loop filter 116. The loop filter 116 converts the current into a control voltage that adjusts the output frequency of the VCO 118. The divider module 120, based on a serial received clock setting 132, divides the output oscillation

once produced by the VCO 118 to produce the feedback signal.

Produced by the vco 118 to produce the feedback are 124 is produced by the ven equalized receive serial data 124 is the amplified and equalized receive and the amplified the chase detection module the amplified and equalized receive serial data 124 is phase the phase detection module 114 compares 124 with received, the phase detection received, the phase and emuliized received, received, ified and emuliized received, amplified and emuliized received. received, the phase detection module 114 compares the phase 124 with 120.

The sphase detection module serial data 124 with 120.

The sphase of the amplified and equalized from divider module 120.

The sphase of or the phase of the feedback signal the phase and a nineer all feedback signal the phase of the Rased on a phase difference between the amplified and the feedback signal, a equalized receive serial data 124 and the feedback signal, a equalized receive a produced the phase of the feedback signal from the amplified and the phase of the difference between the feedback are arised as a phase difference are as a feedback are arised as a feedback are are a feedback are a x-1357 US The phase detection module 114 provides the current who phase filter 116 which converts it into signal to the loop that controls the nithing of the von 118 control voltage that the nithing of the von 118 control the nithing the nithing of the von 118 control that the nithing of the von 118 control tha The phase detection module 114 provides the at into a tropic to the loop filter and the nutral the nutral transfer that control to the loop filter and the nutral transfer that control to the loop control voltage that controls the output of the VCO 118 corresponds to the vCO 118 corresponds which was the output of the vCO 138. which was 118. The recovered clock 138. The recovered clock 138. 118. At this point, the output of the vco 138, which was recovered as the serial receive clock as the serial referenced as the serial referenced. current signal is produced. a recovered as the serial module 122 the determined for the distribute areferenced as the serial module 122 th referenced as the divider module 122, the data module 100 module 101 module 1 circuit 110 and to the serial-to-parallel module 104. 138

circuit 110 and to the serial-to-parallel module and and the recovered the amount of the amount of the serial-to-parallel module 104. provided to the dirmit in utilizer the recovered circuit detection of the data detection. to produce receive serial data 130 in accordance with a equalized receive recovered data 130 in accordance with a equalized receive recovered data 130 in accordance with a equalized receive recovered clock 130 in accordance with a equalized receive recovered clock 130 in accordance with a equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the equalized receivered clock 130 in accordance with a constraint and the constr data detection circuit 110 utilizes the amplified and 136 from the amplified module recovered data 136 from the divider module to produce receive earial data 174 divides the receive and programmable of and a nromrammable parallel receive are received. equalized receive serial data 124. The divider with a in accordance with a in accordance receive and programmable locic clock and programmable locic clock divides the receive and programmable locations are divided to the receive and programmable locations. parallel receive and programmable logic clock setting lagic logic clock setting lagic logic clock setting lagic logic clock garamable aparallel receive clock ga and a programmable garring clock garring parallel receive clock the serial receive clock garring produce a parallel Note that the serial receive clock garring produce a parallel note that the serial receive clock garring lagic logic clock getting lagic logic clock getting lagic logic clock setting lagic logic clock getting logic gettin receive clock ya and a programmable setting Note that the serial receive clock setting receive clock yo. Note that the serial receive clock setting and programmable logic clock receive and programmable are received and progr setting 134 are part of the programmable receive pMA module 40 the programmable receive pMA module 35.

setting 66 provided to 35.

setting rontrol module 35. L34 and the parallel receive and programmable logic cloc of the programmed deserialization of the programmable receive and programmed deserialization.

Setting 66 provided to the programmable receive own models and the parallel receive and programmable receive and programmable receive and programmable receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive and programmable receive own models and the parallel receive of the programmable receive of the programmable receive own models and the parallel receive of the programmable receive of the programmable received on the programmable recei The serial-to-parallel module 104, which may data recovered clock the recovered clock the recovered clock include an elastic store buffer, with the recovered include a serial rate in accordance with the recovered clock and a serial rate in accordance with the recovered clock with the recovered clock with the recovered clock and a serial rate in accordance with the recovered clock and the recovered clock with the recovered clock and the recovered clock and the recovered clock and the recovered clock are a serial rate in accordance with the recovered clock and the recovered clock are a serial rate in accordance with the recovered clock and the recovered clock are a serial rate in accordance with the recovered clock and the recovered clock are a serial rate in accordance with the recovered clock and the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate in accordance with the recovered clock are a serial rate and a serial rate are a serial rate are a serial rate and a serial rate are a serial ra include an elastic store buffer receives the recovered clock the recovered clock and the lastic store buffer with the recovered receives the recovered clock receives the recovered data receive clock 96. 138. Based on a serial-to-parallel setting 135 and the nodule 104.

The serial-to-parallel module 104.

The serial-to-parallel me serial-to-parallel module 104. by the control module 35. The serial-to-parallel setting 135, which may be part of the programmed the rate and data width following the rate and data width setting 135, which may be part of the programmed the rate and data width following the rate and data width outputs the receive parallel water the programmed which may be part of the programmed setting 135; setting as indicated as a setting as parallel data 54.
Outputs the receive parallel data of the receive parallel data 54.

[0041] Figure 4B illustrates a schematic block diagram of a programmable transmit PMA module 38 that includes a phase locked loop 144, a parallel-to-serial module 140, and a line driver 142. The phase locked loop 144 includes a phase detection module 146, a charge pump 147, a loop filter 148, a voltage control oscillator (VCO) 150, a divider module 154, and a divider module 152.

[0042] The phase detection module 146 compares the phase and/or frequency of the reference clock 86 with the phase and/or frequency of a feedback oscillation produced by divider module 154. The phase detection module 146 generates control signals to charge pump 147 which, in turn, produces a current signal to represent the phase and/or frequency difference between the reference clock 86 and the feedback oscillation in one embodiment of the invention. The loop filter 148 converts the current signal into a control voltage that regulates the output oscillation produced by the VCO 150. Divider module 154, based on a serial transmit clock setting 158, divides the output oscillation of the VCO 150, which corresponds to a serial transmit clock 92, to produce the feedback oscillation. Note that the serial transmit clock setting 158 may be part of the programmed serialization setting 64 provided to the programmable transmit PMA module 38 by the control module 35.

[0043] Divider module 152 receives the serial transmit clock 92 and, based on a parallel transmit and programmable logic clock setting 160, produces the parallel transmit clock 88 and a transmit programmable logic clock 90. The parallel transmit and programmable logic clock setting 160 may be part of the programmed serialization setting 64.

[0044] The parallel-to-serial module 140 receives the transmit parallel data 48 and produces therefrom a serial data stream 156. To facilitate the parallel-to-serial conversion, the parallel-to-serial module 140, which may include an elastic stored buffer, receives a parallel-to-serial setting to indicate the width of the transmit parallel

data 48 and the rate of the transmit parallel data, which range of t data 48 and the rate of the transmit clock 88. clock 97 and the parallel transmit ransmit clock so the parallel transmit clo corresponds to the parallel transmit clock 88. Based on the transmit clock 88. Based on the transmit clock 92 and transmit transmit clock 92 and the serial transmit clock 88. the parallel-to-serial setting 88. the parallel-to-serial transmit clock 88. the parallel transmit clock 88. the parallel transmit clock 88. parallel-to-serial setting, the serial transmit clock 92 and the parallel-to-serial module the parallel-to-serial setting, the parallel-to-serial setting, the parallel-to-serial setting, the parallel-to-serial data stream 156 from the transmit the parallel transmit data stream 156 from the transmit the parallel transmit all data stream 156 from the transmit transmit. the parallel transmit clock we the parallel transmit the serial data stream 156 from the transmit 140 produces the serial data stream 156 from the transmit the serial data stream 150 from the serial data stream 150 from the transmit the serial data stream 150 from the serial data stre x-1357 US The line driver 142 increases the power of the IUU451

Serial data stream 156 to produce the programmed to adjust 120 may be produced at a stream 140 may be produced to produce the transmit adjust its produced to produce the produced to produce the transmit adjust its produced the transmit adjust its produced the produced the produced the transmit adjust its produced the pro al data stream 100 to produce the transmit serial data corridate to adjust its may be programmed to adjust corridate the line driver clew rate corringe and driver clew rate corringe. on the line driver slew rate settings, and drive settings, and driver slew rate settings, and ore-emphasis settings, and line driver slew rate settings, and ore-emphasis settings, and look ore-emphasis settings, and look ore-emphasis control signal look. pre-emphasis settings, slew rate settings and drive setting and drive setting and drive setting and drive setting setting settings, and drive setting setting apre-emphasis state settings, and load, an idle state setting signal load, an idle state setting set Via a pre-emphasis control signal lol, a pre-emphasis setting signal 164, an idle state

via a pre-emphasis rate setting signal 166

signal 162, a slew Arive current carting 166

signal 162, and a Arive current carting 166 parallel data 48. setting 165 and a drive current setting 166. The signal 165 setting 165 and a drive current pre-emphasis setting 165 and a signal 161, pre-emphasis state setting 164. The idle state setting 165 and a signal 164. The idle state setting 164 the idle state setting 165 and a drive current setting 165 and a drive current setting 166.

The slew rate setting 166. The pre-emphasis setting 165 and a drive current setting 166. The idle state setting 165 and a drive current setting 165 and a drive current setting 166. signal 1621 a slew rate setting signal 166.

signal 1621 and a drive current re-emphasis setting 165 and a signal 161 nre-emphasis control setting setting amphasis control setting setting amphasis control setting setting setting setting setting setting control signal 165 and a signal 161 nre-emphasis control signal 165 and a signal 1 emphasis control signal 161, pre-emphasis setting signal 162, pre-emphasis setting 165 setting 164, the idle state the setting signal 164, the nart of the sew the sew arive current setting setting the sew arive current setting setting setting setting the sew arive current setting setting the sew arive current setting setting the sex the setting setting the sex the and the drive current setting 166 may be part of the average 4B is and the drive current setting 64. As one of Figure 4B is programmed serialization setting 64. The diagram of Figure 4B is and the drive current setting 64. As one of average 4B is and the drive current setting 166 may be part of the serialization and the drive current setting 166 may be part of the serialization and the drive current setting 166 may be part of the serialization and the drive current setting 166 may be part of the slew rate setting signal low the late state setting the state setting signal low he part of average the slew rate setting setting has be one of average the drive current setting has and the drive current setting has and the and roomrammed serialization setting has a constant and the arrange of the setting has been setting to the setting has bea programmed serialization setting 64. As one of average skill the diagram of Figure he are while the arrive average may he in the art will appreciate, the entire average may he in the art will appreciate, the entire average skill appreciate, while the diagram of Figure 4B is In the art will appreciate, while the entire system may be the entire system of Aifferent; and or shown as a single-ended system, combination of Aifferential signaling and or a combination of Aifferential signal sig shown as a single-ended system, the entire system may be the entire system may be the entire system may be the entire system and of differential and signaling and/or a combination of differential and signaling and/or a combination of differential and signal and si 100461

TOO461

TOO661

TOO661 described in co-pending patent application entitled DAC BASED.

DRIVER WITH SELECTABLE and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the same as the graph and having a filing date the graph and DRIVER WITH SELECTABLE PRE-EMPHASIS SIGNAL LEVELS, by Expression and in co-nonding nature and in and single ended signaling. Groen et al., and naving a filling date the same as treatment and naving a filling date the same as treatment and in co-pending patent application and in co-pending patent application and in co-pending patent application and true notified my tr Present patent application and in co-pending patent

present patent application and i application entitled TX LINE DRIVER WITH COMMON MODE IDLE and space of the nresent natent start and space ng care the same as the present patent incorporated are i STATE AND SELECTABLE SUEW RATES, by ETIC D. Groen et the present patent are income and institute and ence, nerell. a functional block diagram of a prior LUWA!!

Art Voltage controlled oscillator of a sing of a controlled oscillator of a cing of a controlled oscillator of a cing oscillator and a single calibration biasing circuit. (VCO)

oscillator and a prior art voltage controlled oscillator are receive a prior art voltage complete to receive a prior art voltage and is complete to receive a prior are receive and is complete to receive a prior are received. art voltage controlled oscillator comprising a ring oscillator biasing circuit.

art voltage and a single calibration properties and a prior art voltage controlled oscillator are controlled oscillator and a prior art voltage controlled oscillator comprising a ring a ring comprising a ring a ring of the controlled oscillator comprising a ring a ring a ring art voltage controlled oscillator comprising a ring a ring a ring comprising a ring a ring a ring art voltage controlled oscillator comprising circuit. specitically, a prior art voltage controlled oscillator (WC as a prior art 186 and is compled to receive a gm circuit 186 and is compled to receive a 184 includes a gm circuit by reference, herein. application.

control voltage V_{cml}, produced by a loop filter. 188. control voltage Vermi current for a ring oscillator wide wide 186 produces a bias carrage is remired to provide wide 186 produces a ring oscillator 182 is remired to produce a bias carrage is remi 186 produces a plas current for a ring oscillator wide

Because ring oscillator the local necillation produces for the local formion of the required to provide wide Because ring oscillator the local oscillation produced frequency ranges for the mist be able to simifican requency ranges for the local oscillation produced to significantly therefrom, gm circuit adjustment him adjustment him adjustment him adjustment adjust or modify the adjustment hims adjustm adjust or modify the adjustment bias produced to ring that control voltage that adjustment bias produced to ring the local adjustment bias produced to ring adjustment bias produced to ring and local the control voltage that changes in the control voltage that changes in the control voltage that adjustment bias produced to ring control voltage that control voltage therefrom, adjust the adjustment of the control work adjust or modify has a woon change in the adjust of the adjus x-1357 US oscillator 188 based upon changes in the control voltage that incremental steps in the local incremental steps in the averam is oscillator are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult to achieve if the averam is oscillation are difficult. Is received. As such, small incremental steps in the system is oscillation are difficult framework, recovered for armide a wide framework. Generally, a ACO, 37-17-17-184, adjusts a ACO, 37-17-17-184, adjusts a ACO, 37-17-184, adjusts a ACO, 37-17-184, adjusts a ACO, 37-184, adjust a ACO, oscillation are altilouit to achieve it the system of the system oscillation are altilouit to achieve it is achieved in the system of conerally, a VCO, such as VCO 184, adjusts a vcO 184, adjusts a vcO 184, adjusts a small response to small representation in response to small representation representation in representation representation in representation r requency or the received Vome to respond to large fluctuations in the received to respond to large fluctuations in the received to respond to large fluctuations in the received vome to respond to large fluctuations in the received vome to respond to large fluctuations in the received vome to respond to large fluctuations in respond to large fluctuations in respond to large fluctuations in response to small volume to the received vome to large fluctuations in response to small volume to large fluctuations in response to large fluctua changes in the received Vome to respond to the prints one ration in the designed, however, according to whather the prints of value of value of value of value. designed, however, to respond to whether the pill is operating in a according to whether state and is one ration in steady state and is one ration walve of Verm node or is in steady calibration mode or Value of V_{cm} according to whether the pull is operating in an steady state and is designed to what is the pull is operating in an according to whether the pull is operating in an is designed to what is designed to what is designed to what is designed to on one hand. If vco 184 is designed to what is designed to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in an according to whether the pull is operating in according to whether the pull is operation according to what is operation according to what is operation according to the pull is operated t callbrational mode.

Callbrational mode.

Callbrational mode frequency response range in reasonal mode. operational mode.

On one hand, if VCO 184 is designed to Vcmu, if VCO 184 is designed to Vcmu have a wide frequency high thereby resulting in V on the other sensitivity sensitivity oscillation for small changes to Vomings in the new thereby resulting in V the local oscillation for small changes in Vominarion in addition for small changes in vominarion in addition for small changes in vominarion in addition to he addition to addition the local oscillation to addition to he addition t sensitivity is very night for small changes in a etca the local in a control of the local in a c nana, it is desirable, while operating in a steady state to adjust the local oscillation in condition, fine amounts reasonative to changes in the condition. condition, to be able to adjust the local oscillation to be able to grants responsive to changes in Vomi.

small or fine amounts responsive for a voltage controlled Accordingly a need exists for a voltage controlled state

Accordingly a need exists for a voltage controlled and to a steady state

Accordingly a need exists for a voltage controlled and the state

Accordingly a need exists for a voltage controlled and the state

Accordingly a need exists for a voltage controlled and the state

Accordingly a need exists for a voltage controlled state

Accordingly a need exists for a voltage controlled and the state

Accordingly a need exists for a voltage controlled and the state

Accordingly that may readily be calibrated in small and the state

Accordingly that may need exists for a voltage controlled and the same and the state of the st small or time amounts responsive to changes in Vote to changes in Vote to change controlled a voltage controlled anounts responsive to changes in Vote to change controlled anounts are changed exists for a voltage controlled anounts in the change in Vote to change controlled anounts in the change in the change controlled and the change controlled anounts in the change controlled anount condition but then may be adjusted in small amounts that reduces error in a manner that reduces condition but then may be adjusted in a manner that reduces error in a manner that reduces error that reduces error and interesting the voices. OSCILLACOI CHAI MAY reachly be adjusted in small amounts condition but then may be adjusted in small amounts. Into the vou one to noise. block diagram of a functional block diagram of a finctional block diagram. rigure b 1s a runctional block diagram of a the figure b 1s a coording to one embodiment of to one formed according to one of the according to one embodiment of to one embodiment of the calibrated VCO formed according to one of the according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to one embodiment of the calibrated vco formed according to the calibrated v callbrated VCO tormed according to one embodiment of the vone embodiment of the law tormed according to one embodiment of the law tormed according to one embodiment of the law to law tormed according to one embodiment of the law to law tormed according to one embodiment of the law to law tormed according to one embodiment of the law to law tormed according to one embodiment of the law to law introduced into the VCO due to noise. present invention. A calibrated VCO 190 comprises a low yCO gm frequency vCO and a high frequency voltage and a high frequency calibration block 192 and a control voltage frequency calibration counter to receive a control voltage frequency 194 that both counter to receive a control voltage frequency calibration of the counter to receive a control voltage frequency calibration of the counter to receive a control voltage frequency calibration to the counter to the counter to the counter to the control voltage frequency control voltage frequency calibrated voltage frequency control volt Trequency callbration plock Lyz and a nigh trequency vcu grand a nigh trequency voltage

trequency callbration couple to receive a control voltage

trequency that both couple to receive a ninck 192 nroduce a low
circuit tow frequency callbration ninck 192 nroduce a low
circuit tow frequency callbration ninck 194 that both callbration ninck 195 nroduce a low That both couple to receive a control voltage a low produces a low plock 192 produces a nroduce to block 192 produces a nroduce of that nroduce to block 192 produces a nroduce of that nroduce to receive a control voltage nroduces a low produces a "Vor". Low frequency calibration block 192 produces a low block 192 produces a low to a ring oscillator 196 that produces a ring oscillator to him framency him to a ring oscillator framency him to the low framency bias signal to a reanonative to the low framency frequency an oscillation reanonative to the low framency frequency an oscillation reanonative to the low framency frequency him to the low framency frequency and oscillation produces. frequency bias signal to a ring oscillator produces to the low frequency bias signal an oscillation responsive to

High frequency VCO gm circuit 194 produces a high frequency bias signal to ring oscillator 196 to adjust the local oscillation. In operation, the high frequency bias signal, which is much smaller in magnitude than the low frequency bias signal, in the described embodiments of the invention, is superimposed or added to the low frequency bias signal to create a net bias signal. Generally, the low frequency bias signal is for compensating for process and temperature variations while the high frequency bias signal is superimposed to set the local oscillation.

[0050] Low frequency calibration block 192 further comprises a low pass filter 198 that is for filtering noise and interference above a specified frequency. In one described embodiment of the invention, noise and interference having frequency components above one kHz are filtered.

[0051] Figure 7 is a frequency response curve for the calibrated VCO of Figure 6. As may be seen from the frequency response curve, the curve comprises two primary portions. A first portion is produced by the low frequency calibration and ranges in frequency from DC to a frequency f1. A second portion ranges from frequency f1 to a frequency f2 and is produced by the high frequency gm calibration stage (and partially by the low frequency bias between f1 and f1. As may be seen in the described embodiment, a magnitude of the low frequency calibration portion is several times higher than a magnitude for the high frequency portion ranging from frequency f1' to frequency f2 above a frequency corner of a low pass filter.

[0052] Referring back to Figure 6, and also referring to Figure 7, therefore, it may be seen that the preferred embodiment of the calibrated VCO operates to reduce interference and noise and therefore error in the local oscillation in two ways. First, a low pass filter within low frequency calibration block 192 serves to filter out noise components above a specified frequency corner. Additionally, by designing the system such that low frequency calibration

block 192 produces a magnitude signal that is several times greater in magnitude than high frequency VCO gm circuit 194, any unfiltered error produced by the high frequency VCO gm circuit 194 is small in comparison to the total magnitude of a bias signal produced to ring oscillator 196.

In operation, low frequency calibration block 192 [0053] produces a low frequency signal with relatively high bias that is intended to bias the ring oscillator at a center frequency of oscillation. The high frequency bias signal that is produced by high frequency VCO gm circuit 194, in contrast, provides an adjustment to the center bias of low frequency calibration block 192 and is a low bias signal. Thus, for small changes in V_{CTRL}, high frequency VCO gm circuit 194 operates to add or subtract current from the low frequency bias signal produced by low frequency calibration block 192 to produce corresponding increases or decreases in the local oscillation. Such adjustments, by the nature of the preferred embodiment of the design, are smaller in magnitude than prior art calibration schemes as discussed herein.

[0054] Figure 8 is a schematic diagram of a circuit for calibrating a VCO according to one embodiment of the present invention. The circuit of Figure 8 illustrates with more detail one embodiment of the functional block diagram for the calibrated VCO of Figure 6. As may be seen, a low frequency calibration block 202 is coupled to provide a low frequency bias signal to ring oscillator 206. Low frequency calibration block 202 further is coupled to high frequency VCO gm stage 204.

[0055] Low frequency calibration block 202 includes low pass filter 208 that is formed between the gates of a current mirror 210. The frequency response curve of Figure 7 illustrates operation of the present invention in relation to a frequency corner defined by low pass filter 208. Current mirror 210 includes a reference MOSFET 212 that is coupled to generate a reference current for a plurality of mirror

MOSFETs 214. The sources of reference MOSFET 212 and mirror MOSFETs 214 are all coupled to a common ground. Low pass filter 208, which is coupled between the gates of reference MOSFET 212 and mirror MOSFETs 214 is shown as a low pass resistor-capacitor (RC) filter, although other known low pass filters may be used in its place.

[0056] A drain of reference MOSFET 212 is further coupled to low frequency transconductance gm stage 216, which sets a bias current for reference MOSFET 212 responsive to a magnitude of V_{CTRL}. The current that is conducted through the channel of reference MOSFET 212 is, as is known by those of average skill in the art, reflected in each of the mirror MOSFETs 214. By "reflected", it is understood that the current in mirror MOSFETs 214 maintain a proportional relationship to the current conducted through reference MOSFET 212. Thus, for similar devices, the proportion is 1:1. If, however, the mirror MOSFETs 214 were formed to have different operating characteristics, the proportion may change.

[0057] For example, in the described embodiment of the invention, mirror MOSFETs 214 each conduct five times more current than reference MOSFET 212 and therefore each maintain a 5:1 proportional ratio. In general, current mirror 210 of low frequency calibration block 202 is designed to create a bias signal for each branch (delay element) of ring oscillator 206, as is known to one of average skill in the art, to result in an oscillation that is in the middle of its frequency range. For example, if low frequency transconductance gm stage 216 produces 1 milliamp of current through reference MOSFET 212, mirror MOSFETs 214 in each stage of the current mirror will each conduct 5 milliamps of bias current for each delay element of the ring oscillator in one embodiment of the invention. This results in ring oscillator 206 producing a 5 GHz local oscillation.

[0058] High frequency VCO gm stage 204 includes a differential amplifier pair that drive a plurality of current

```
mirrors that, when properly biased, either sink or source
                                                                                                                                                                                      Current trat, when properly plased, elther sink or soun illustrate of mirror 210

MOSFETS 214 OF CHIPTON OF TO, respectively, the drains of mirror 210

TO 111netrate a
                                                                                                                                                                               Current from or to, respectively, the drains of mirrant that is
                                                                                                                                                                           brodortionageely reticented in mirror Moskelle 18

Drodortionageely reticed in mirror Moskelle 18

Teterenice Moskell
                                                                                                                                                                reference Mosper 220 conducts a current that is reflected in therefore is conducted through
                                                                                                                                                          Telerence Muster 
Therefore is conducted through
                                                                                                                                                        reference MOSFET 224.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            P_{ATENT}
                                                                                                                                          then reflected reference current in reference MOSFETS 226. Because reference the contract the co
                                                                                                                                                                                                     The reference current in reference MOSEEL 554 is
                                                                                                                                    then retlected in marror Mosker's 217 and 220 define the current levels reference or the current in mirror in mirror.
                                                                                                                               MOSFETs 217 and 220 define the current levels in mirror MOSFETs 214 is a sinked
                                                                                                                           or sourced from the drains of mirror Mospers 214 is a marminal of the current larger
                                                                                                                     or sourcea function of the arains of mirror Mosferts 214 is a mronnerly arainal levels of
                                                                                                                 the mirror Mospers 218 and 226. A properly scaled set of the made to one rate such the
                                                                                                          current mirrors 218 and 226.

Current is either sinked or sourced from the drains of mirror.

A properly scaled set of a contract of the contract of the contract of the contract of the current is either sinked or sourced from the contract of the current is either sinked or sourced from the contract of the current is either sinked or sourced from the current is either sinked or s
                                                                                                     current mirrors, therefore, can be made to operate such that of mirror
                                                                                                 MOSPETS 214 according to a value of Votes.
                                                                                     Current Thus, the differential pair that drives these at the hias circuitry
                                                                               current mirrors, namely, MosfErs 228 and 230, frequency VCO om stage is shown generally at
                                                                           for the high frequency VCO gm stage is shown generally at the high are the high formed and the high frequency VCO gm stage is shown generally at
                                                                     232. The high irequency vio on stage is snown general, who circuitry 232 is formed so as to bias to bias.
                                                               232. The bias circuitry 232 is formed so as to bias and 220 such that current mirrors may
                                                          differential MOSFETs 228 and 230 to set the current levels of mirror MOSFETs 214
                                                    teterence
be sinked or sourced from the drains of mirror Mospers 214

reanone; we to change in w
                                                  responsive to changes in Vone.
                                      Comprises a current source 233 coupled in series with a hair of mirror Mngapage 236 the
                                                                                                In general it may be seen that bias circuitry 232
                                reference Mosfer 234 and a pair of mirror Mosfers with a and 230 and 236 that
                            bias differential Mospers 228 and 230.
                     Counted hetween the sources of differential MostEries and differential 
                coupled between 235, in the described embodiment, is can readily derermine.
          coupled between the according to system requirements, the corresponding 
     according of average skill in the art can readily determine, current source of bias circuitry 232. as well
levels for the current source of bias circuitry 232, as well
```

as the device characteristics of MOSFETs 234, 236, 228, 230, etc., to provide the described operation.

[0062] Based upon the bias provided by bias circuitry 232, V_{CTRL} must reach a specified magnitude to bias either differential MOSFET 228 or 230 into an operational state. Examining differential MOSFET 228, when it is biased into an "off" state, the drain of reference MOSFET 217 floats to V_{DD} and reference MOSFET 217 is also "off". As V_{CTRL} changes in magnitude to bias MOSFET 228 into an "on" state, the drain voltage of reference MOSFET 217 drops, thereby dropping the gate voltage and increasing the source-to-gate voltage of reference MOSFET 217.

[0063] As reference MOSFET 217 turns on harder, it conducts more current thereby causing mirror MOSFETS 218 to conduct more current as well. Because the gates of mirror MOSFETS 218 are coupled to the gate and drain of reference MOSFET 217, the source-to-gate voltage of mirror MOSFETS 218 will equal that of reference MOSFET 217, thereby causing mirror MOSFETS 218 to conduct a corresponding proportionate current level. As has been described before, factors such as relative channel and dimensions affect the proportional ratios between the mirror MOSFETS 218 and reference MOSFET 217.

[0064] Conversely, as differential MOSFET 228 tends to turn "off", differential MOSFET 230 tends to turn "on".

Accordingly, as differential MOSFET 230 conducts more current, the drain and gate of reference MOSFET 220 drop in magnitude thereby increasing the source-to-gate voltage of reference MOSFET 220. Because the gate of mirror MOSFET 222 is coupled to the gate and drain of reference MOSFET 220, it produces a corresponding source-to-gate voltage and current flow as described before. As mirror MOSFET 222 turns "on" and conducts current, the gate-to-source voltage of reference MOSFET 224 is increased thereby increasing the gate-to-source voltages of mirror MOSFETs 226 to produce a corresponding increase and current flow there through.

In operation, therefore, as differential Mosfer 228 therefore, as differential moses and therefore, as differential more and the conducts more therefore, as differential more and the conducts more and the c tends to turn "on"; reterence MOSFET 211 conducts more time; reads to turn mirror MOSFETS 218, while at the same tree current as do mirror more lees of conduct lees mirror more lees as do mirror more lees as do mirror more lees as do mirror more lees more lees more lees more lees as do mirror more lees more lees as do mirror more lees more lees as do mirror more lees as do mirror more lees more lees as do mirror more lees as do MITTOT MOSFETTS 226 conduct less current of mittor mosfetts the drain of mittor mosfetts the drain of mittor mosfetts the drain of mittor mosfetts are in of mittor the drain of mittor mosfetts the drain of mittor mosfetts are in of mittor the drain of mittor mosfetts are in of mittor the drain of mittor mosfetts are current into the drain of mittor mosfetts. current is forced to flow into the drain of mirror MOSFETS

214

Recause the current level of mirror Mosferme 214

214

Recause the current level of mirror Mosferme 214

214 CULLEUL MOSEETS 226 conduct less current. x-1357 US nerepy sourcing current into the drain of mirror most accreses the current for ring occillator and decreases the current for ring occillator and decrease the current for ring occillator and decreases the cu 214. Because the current for ring oscillator the framency of fixed, the bias amount thereby appropriate the current of the fixed. fixed the bias current thereby decreasing the frequency of a corresponding amount thereby decreasing the frequency of the local necillation 100651 OSCILLACION. When differential MOSFET 228 tends to "-"
Conversely when mapping and the second as formation and as formation a conversely, when altrerential mosfer 230 tends to turn make when altrerential mosfer 230 and mirror make turn off and differential mosfer 220 224 and mirror turn the current through turn turn "off" and differential MOSFET 230 tends to turn MOSFETS 220, 224 and mirror MOSFETS 220, 224 and mosfer 217

turn "off" and differential MOSFETS 220, reference Mosfer 217

the current through mosfet as reference mosfer to turn "on". Thus, as reference MOSFET 217 more as reference MOSFET 226 conduct more while mirror MOSFETS 226 conduct more while mirror mosfer arains of mirror Mosfer mirror mosfer the drains of mirror mirror mosfer the drains of mirror mirror mirror mosfer the drains of mirror mirror mosfer the drains of mirror mirror mosfer the drains of mirror mi conducts less current while mirror Mosfers of mirror the drains of mirror the drains increasing the current standard current is drawn from the thorange increasing the current thorange current. the local oscillation. current 1s drawn trom the drains of mirror Mustrell thereby sinking bias current nearly are ring nearly are thereby sinking bias for ring nearly are rectal him him thereby sinking bias for ring nearly are r thereby sinking plas current thereby increasing thereby sinking plas for ring oscillator 206 and total bias current thereby the oscillation The Trequency of the obcillation.

The obcillation a method for illustrating a method for illust increasing the frequency of the oscillation. calibrating a VCO according to one embodiment of the method of Figure the method of Figure 6 for More Particularly, shown in Figure 6 for described invention. With the embodiment shown in Figure 6 for described invention. rigure y is a riowcnart livestrating a method in marked on the marked one embodiment of the marked one according to one embodiment on marked one narticularity the marked one calibrating a vco more narticularity calibrating invention described invention.

More particularly, the method of Figure 6 for the embodiment shown in Figure of Figure 7 shown in Figure 6 for the embodiment shown in Figure 6 for the embodiment shown in Figure 6 for in Figure 6 for the method of Figure 6 for in F 8 may be considered with the embodiment shown in Figure
the calibrated VCO and the includes receiving a control
the calibrated This marked includes the calibrated the the calibrate callorated viv and the method includes receiving a control with the method Thitially the method includes receiving a control to the method includes source (step 240).

Thitially control voltage source has received from a low voltage the control voltage may be received from a low voltage the control voltage the control voltage. Voltage from a control voltage may be received from a loop voltage may be received from a control voltage may be received the control filter like of filter as loop filter filter Responsive to filter, such as loop filter 116 of rigure 4A. Responsive to method includes producing the method includes producing the method includes producing the the method 242).

filter, such as loop filter 116 of rigure 4A. Responsive to method includes producing the method includes pr example such as loop filter 116 of Figure 4A. receiving the control voltage; the method 242). Fremment a low frequency calibration invention. The low frequency calibration invention. a low trequency calibration signal (step the low prompt the low prompt the invention) described embodiment of the that is described embodiment of the reat is desirable and the reat is described. described embodiment of the that is designed is centered in that is one that is not that is centered in calibration to prompt the ring an oscillation that is centered in callbration signal is one that is designed to prompt the reme oscillation that is centered in oscillator to produce an oscillation that is centered in oscillator to produce are oscillator from order of ite from order. too681 voltage that was received, producing a high frequency terms of its frequency range.

VCO transconductance gm signal (step 244). The high frequency VCO transconductance gm signal is a bias adjustment signal that is to be superimposed or summed with the low frequency calibration signal. Accordingly, the next step of the invention includes summing the low frequency calibration signal and the high frequency transconductance signal to produce a net bias signal and a corresponding local oscillation (step 246). Thus, the final step includes producing a corresponding local oscillation (step 248).

[0069] In the described embodiment, the low frequency calibration signal is one that prompts the VCO, and more particularly, the ring oscillator of the VCO, to produce an oscillation that is centered within its operational frequency band. Accordingly, the high frequency VCO transconductance gm signal is added to the low frequency calibration signal to either increase or decrease the bias signal, thereby increasing or decreasing the local oscillation. In an alternate embodiment of the invention, however, the low frequency calibration signal is set to a maximum frequency of the local oscillation frequency range and the high frequency VCO transconductance gm signal is used solely to reduce the bias signal and thereby the corresponding local oscillation. While such a design may work, such an approach consumes more power and is therefore less efficient.

[0070] The invention disclosed herein is susceptible to various modifications and alternative forms. Specific embodiments therefore have been shown by way of example in the drawings and detailed description. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the invention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the claims.